A Novel Methodology for Designing Radix-2 Serial-Serial Multipliers
نویسنده
چکیده
Problem statement: The fast growth and increase in complexity of digital and image processing systems necessitate the migration from ad hoc design methods to methodological ones. Methodologies will certainly ease the trade off selection for those systems and shortens the design time. To increase those gained values and expand the searching space more appropriate methodologies need to be developed. Approach: A new methodology (table methodology) to design radix-2 serialserial multipliers was presented. Unlike other methodologies, the table methodology was used for the full design cycle, from the algorithm to the detailed fine control. Results: The methodology was used to identify the drawbacks in existing radix-2 serial-serial multipliers as well as deriving new efficient ones. Conclusion/Recommendations: To the author’s knowledge this is the first time tables are used in this novel way in tackling the complete solution space of serial-serial multipliers. One important merit of the new methodology is that it made it clear that there is no need of parallel loading in serialparallel architectures and hence they can be transferred to serial-serial ones and a as a consequence a huge saving of bus width, I/O pins, area and energy will be achieved.
منابع مشابه
Reversible Logic Multipliers: Novel Low-cost Parity-Preserving Designs
Reversible logic is one of the new paradigms for power optimization that can be used instead of the current circuits. Moreover, the fault-tolerance capability in the form of error detection or error correction is a vital aspect for current processing systems. In this paper, as the multiplication is an important operation in computing systems, some novel reversible multiplier designs are propose...
متن کاملRadix-4 and radix-8 booth encoded interleaved modular multipliers over general Fp
This paper presents radix-4 and radix-8 Booth encoded modular multipliers over general Fp based on interleaved multiplication algorithm. An existing bit serial interleaved multiplication algorithm is modified using radix-4, radix-8 and Booth recoding techniques. The modified radix-4 and radix-8 versions of interleaved multiplication result in 50% and 75% reduction in required number of clock cy...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملBit-Level Pipelined Digit-Serial Array Processors
A new architecture for high performance digit-serial vector inner product (VIP) which can be pipelined to the bit-level is introduced. The design of the digit-serial vector inner product is based on a new systematic design methodology using radix-2 arithmetic. The proposed architecture allows a high level of bit-level pipelining to increase the throughput rate with minimum initial delay and min...
متن کامل